

Section 6

2026年1月28日 星期三


16:19

6 CMP and AND instructions

Task 6. Using the material from Lecture 3 and Figure 8, review the behaviour of the CMP instruction in detail and compare it with the other ALU instructions that use ADDSUB.


1. **CMP vs SUB.** The instruction **CMP** performs a subtraction internally, but its purpose is to update flags rather than to write a data result.

i. Identify which piece of hardware is responsible for the difference in behaviour between SUB and CMP. In particular, discuss the significance of the signal DPDECODE.WEN1



Difference is in DPDECODE, when CMP chosen, WEN1 will be 0, so that Reg File won't write in anything. When CMP not chosen, WEN1 will be 1 (default value) so that data is written to Reg File.

ii. Inspect the logic in the ddecode sheet that drives DPDECODE.WEN1. You may assume that, for this question, JSR = 0 and LDR = 0.



(15) is always 0, so it enters G1 and becomes 1. When CMP chosen, It enters G3 = 0. In G4, 0&1 gives 0, and in G2 and G10, output is still 0.


When CMP unchosen, output of G3 = 1, so in G4, 1&1 gives 1. And the final output Is 1. So Reg File begins to write in numbers.

iii. Write a truth table that shows the value of WEN1 for each of the eight ALU instructions shown in Figure 7. Explain what this table shows about when the ALU result is written back to the register file and when it is not.

ALU instruction	WEN1	Write or not
MOV	1	Yes
ADD	1	Yes
SUB	1	Yes
ADC	1	Yes
SBC	1	Yes
AND	1	Yes
CMP	0	No
SHIFT	1	Yes

2. AND instruction. Look at the multiplexers (MUX2) in the alu sheet and the encoding of the AND instruction in the instruction set.

i. Identify the hardware that implements the AND instruction: which input signals feed the logic block, and through which mux selection does the ALU choose the AND result?



2 inputs, which are RA, and a chosen between immediate and RB enter the AND logic. And ALU chooses AND at 5 in MUX2.

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 101 102 103 104 105 106 107 108 109 110 111 112 113 114 115 116 117 118 119 120 121 122 123 124 125 126 127 128 129 130 131 132 133 134 135 136 137 138 139 140 141 142 143 144 145 146 147 148 149 150 151 152 153 154 155 156 157 158 159 160 161 162 163 164 165 166 167 168 169 170 171 172 173 174 175 176 177 178 179 180 181 182 183 184 185 186 187 188 189 190 191 192 193 194 195 196 197 198 199 200 201 202 203 204 205 206 207 208 209 210 211 212 213 214 215 216 217 218 219 220 221 222 223 224 225 226 227 228 229 230 231 232 233 234 235 236 237 238 239 240 241 242 243 244 245 246 247 248 249 250 251 252 253 254 255 256 257 258 259 260 261 262 263 264 265 266 267 268 269 270 271 272 273 274 275 276 277 278 279 280 281 282 283 284 285 286 287 288 289 290 291 292 293 294 295 296 297 298 299 300 301 302 303 304 305 306 307 308 309 310 311 312 313 314 315 316 317 318 319 320 321 322 323 324 325 326 327 328 329 330 331 332 333 334 335 336 337 338 339 340 341 342 343 344 345 346 347 348 349 350 351 352 353 354 355 356 357 358 359 360 361 362 363 364 365 366 367 368 369 370 371 372 373 374 375 376 377 378 379 380 381 382 383 384 385 386 387 388 389 390 391 392 393 394 395 396 397 398 399 400 401 402 403 404 405 406 407 408 409 410 411 412 413 414 415 416 417 418 419 420 421 422 423 424 425 426 427 428 429 430 431 432 433 434 435 436 437 438 439 440 441 442 443 444 445 446 447 448 449 450 451 452 453 454 455 456 457 458 459 460 461 462 463 464 465 466 467 468 469 470 471 472 473 474 475 476 477 478 479 480 481 482 483 484 485 486 487 488 489 490 491 492 493 494 495 496 497 498 499 500 501 502 503 504 505 506 507 508 509 510 511 512 513 514 515 516 517 518 519 520 521 522 523 524 525 526 527 528 529 530 531 532 533 534 535 536 537 538 539 540 541 542 543 544 545 546 547 548 549 550 551 552 553 554 555 556 557 558 559 560 561 562 563 564 565 566 567 568 569 570 571 572 573 574 575 576 577 578 579 580 581 582 583 584 585 586 587 588 589 590 591 592 593 594 595 596 597 598 599 600 601 602 603 604 605 606 607 608 609 610 611 612 613 614 615 616 617 618 619 620 621 622 623 624 625 626 627 628 629 630 631 632 633 634 635 636 637 638 639 640 641 642 643 644 645 646 647 648 649 650 651 652 653 654 655 656 657 658 659 660 661 662 663 664 665 666 667 668 669 670 671 672 673 674 675 676 677 678 679 680 681 682 683 684 685 686 687 688 689 690 691 692 693 694 695 696 697 698 699 700 701 702 703 704 705 706 707 708 709 710 711 712 713 714 715 716 717 718 719 720 721 722 723 724 725 726 727 728 729 730 731 732 733 734 735 736 737 738 739 740 741 742 743 744 745 746 747 748 749 750 751 752 753 754 755 756 757 758 759 760 761 762 763 764 765 766 767 768 769 770 771 772 773 774 775 776 777 778 779 780 781 782 783 784 785 786 787 788 789 790 791 792 793 794 795 796 797 798 799 800 801 802 803 804 805 806 807 808 809 810 811 812 813 814 815 816 817 818 819 820 821 822 823 824 825 826 827 828 829 830 831 832 833 834 835 836 837 838 839 840 841 842 843 844 845 846 847 848 849 850 851 852 853 854 855 856 857 858 859 860 861 862 863 864 865 866 867 868 869 870 871 872 873 874 875 876 877 878 879 880 881 882 883 884 885 886 887 888 889 890 891 892 893 894 895 896 897 898 899 900 901 902 903 904 905 906 907 908 909 910 911 912 913 914 915 916 917 918 919 920 921 922 923 924 925 926 927 928 929 930 931 932 933 934 935 936 937 938 939 940 941 942 943 944 945 946 947 948 949 950 951 952 953 954 955 956 957 958 959 960 961 962 963 964 965 966 967 968 969 970 971 972 973 974 975 976 977 978 979 980 981 982 983 984 985 986 987 988 989 990 991 992 993 994 995 996 997 998 999 1000 1001 1002 1003 1004 1005 1006 1007 1008 1009 1010 1011 1012 1013 1014 1015 1016 1017 1018 1019 1020 1021 1022 1023 1024 1025 1026 1027 1028 1029 1030 1031 1032 1033 1034 1035 1036 1037 1038 1039 1040 1

I do 2 tests. In the test, RA=b1111,1111,1111,1111;
RB=b0000,0000,1111,1111;
OP2SEL = 0 so it selects RB;
ALUOPC = 0101 and 1101 separately.

When ALUOPC = 0101, it is AND Gate and OUT
is expected to be b0000,0000,1111,1111

hexdecbin

bin

Inputs

RA (16 bits)

b1111,1111,1111,1111

ALUOPC (4 bits)

b0101

SHIFTOPC (2 bits)

b00

OP2SEL

0

SCNT (4 bits)

b0000

FLAGCIN

0

RB (16 bits)

b0000,0000,1111,1111

IMM (16 bits)

b0000,0000,0000,0000

Outputs & Viewers

FLAGC

1

FLAGV

0

OUT (16 bits)

b0000,0000,1111,1111

When ALUOPC = 1101, it is OR Gate and OUT
is expected to be b1111,1111,1111,1111

hexdecbin

bin

Inputs

RA (16 bits)

b1111,1111,1111,1111

ALUOPC (4 bits)

b1101

SHIFTOPC (2 bits)

b00

OP2SEL

0

SCNT (4 bits)

b0000

FLAGCIN

0

RB (16 bits)

b0000,0000,1111,1111

IMM (16 bits)

b0000,0000,0000,0000

Outputs & Viewers

Outputs & viewers

FLAGC

1

FLAGV

0

OUT (16 bits)

b1111,1111,1111,1111

As expected.